WIP
This commit is contained in:
@@ -210,5 +210,13 @@ There are several features that are supported by the digital controller, and the
|
||||
|
||||
When a digital operation is pre-empted by the arbiter on ADC2, the ` {sar_sel, ch_sel}` bits in the DMA data indicate this. `1110` is a sample that did not start, `1111` is a sample that did not complete, and the data is valid when those two bits equal the channel number.
|
||||
|
||||
## Final notes on the ESP32-S3 ADC
|
||||
|
||||
Aaaaaand I'm spent.
|
||||
|
||||

|
||||
|
||||
The TRM has a ton of information on these peripherals, but I'll be honest, if you're not used to reading TRMs, this can get thick quick. I needed a couple days of digging through the manuals to make sense of it all. But I'm glad I did.
|
||||
|
||||
## Measuring Capacitance
|
||||
|
||||
|
||||
Reference in New Issue
Block a user